



This document has been made public and no NDA is needed.

The "Confidential" statement in the attached material is no longer valid and may be disregarded.

This document falls into one of these categories:

1. Document has MaxLinear branding

The "MaxLinear Confidential" statement will be removed from the document upon its next revision

2. Document has non-MaxLinear branding

In 2020, MaxLinear acquired the Connected Home Division business of Intel Corporation, including the former Intel® product/s referenced in the title of the attached material. The MaxLinear logo will be added to the attached material upon its next revision.

MaxLinear is now the manufacturer of this product.

Direct any questions and product support requests to your MaxLinear sales contact, [MaxLinear Sales Representative or Distributor](#), or login to your myMxL account and [create a new support ticket](#).




Corporate Headquarters:
5966 La Place Court
Suite 100
Carlsbad, CA 92008
Tel.: +1 (760) 692-0711
Fax: +1 (760) 444-8598
www.maxlinear.com

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

MaxLinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, Inc. may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering subject matter in this document. Except as expressly provided in any written license agreement from MaxLinear, Inc., the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

MaxLinear, the MaxLinear logo, and any MaxLinear trademarks, MxL, Full-Spectrum Capture, FSC, G.now, AirPHY, Puma, AnyWAN and the MaxLinear logo are all on the products sold, are all trademarks of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.




Intel® SLIC for CPE

SLC220 (PEF42078VTV11)

Data Sheet

Revision 2.0, 2017-09-05
Intel Confidential
Reference ID 617948



Legal Notice

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Intel disclaims all warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

All information provided here is subject to change without notice. Intel may make changes to its test conditions and internal reliability goals at any time. Contact your Intel representative to obtain the latest Intel product specifications and road-maps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Intel, the Intel logo, Intel AnyWAN, Intel Atom, Celeron, Intel CONVERGATE, Intel Core, Intel DUALFALC, Intel ISAC, Intel OCTALFALC, Intel OCTAT, Pentium, Intel Puma, Intel QUADFALC, Intel SCOUT, Intel SICOFI, Intel SMINT, and Intel Xeon are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

© 2017 Intel Corporation



Revision History

Current: Revision 2.0, 2017-09-05

Previous: Revision 1.0, 2015-10-15

Page	Major changes since previous revision
All	The products described in this document have been rebranded with new ordering codes and names: • “SLIC 200”, “Smart Subscriber Line Interface Circuit” renamed “Intel® SLIC for CPE” • SLIC 220 renamed SLC220
9	Table 1 Product and Package Naming updated.
13	Table 4 Power Pins : Description of GNDC pin updated - can optionally be connected to GND.
14	Table 6 SSI Interface Pins : Buffer type of TXD pin changed from PP to OD/PP.
25	Table 16 External Components in Application Circuit : updated as follows: • Quantity of C_{REF} changed from 2 to 1. • Voltage rating of C3 changed from 100 V to 150 V (with footnote) for both Inverting Buck-Boost Converter Circuit and Combined Inverting Buck-Boost Converter Circuit
34	Table 31 Calculated Typical P_{VS} and Total Power Consumption (One FXS Channel) up dated as follows: • For ACTIVE, open: P_{VN} corrected from 113 to 106 mW. • For ACTIVE, open: P_{VS} corrected from 173 to 162 mW.
36	Table 34 DC/DC Converter Output Voltage V_N : Max. value of V_N Range changed from 0 V to -12 V.
44	Literature References updated.



Table of Contents

	Table of Contents	4
	List of Figures	6
	List of Tables	7
	Preface	8
1	General Description / Introduction	9
1.1	Features	9
1.2	Integrated 1.5 V Regulator	9
1.3	Logic Symbol	10
1.4	Block Diagram	11
2	Pin Configuration for SLC220	12
2.1	Pin Diagram	12
2.2	Pins Sorted by Function	13
2.2.1	Power and Ground Pins	13
2.2.2	Control Pins	14
2.2.3	SSI Interface Pins	14
2.2.4	Analog Signal Pins	15
2.2.5	Subscriber Line Interface Pins	15
2.2.6	DC/DC Control Pins	16
2.2.7	DC/DC Hardware Control Pins	16
2.2.8	Not Usable Pins	17
3	DC/DC Converter Hardware	18
4	Functional Description	19
4.1	Operating Modes	19
4.2	Hardware Behavior and Handling	19
4.2.1	Reset	19
5	Interfaces	20
5.1	SSI - Smart SLIC Interface	20
5.1.1	SSI Timing Diagram	21
5.1.2	External Clock Drive at CLKI	22
6	Typical Application Circuit	23
6.1	Bill of Materials	25
7	Electrical and Transmission Characteristics	27
7.1	Absolute Maximum Ratings	27
7.2	Foreign Line Voltages	28
7.3	Operating Range	29
7.3.1	Thermal Resistance	30
7.3.2	Power-On Sequence	30
7.4	DC Characteristics	30
7.5	AC Characteristics	31
7.6	Supply Current and Power Dissipation	32
7.7	DC/DC Converter Characteristics	36
8	Hardware Design Guidelines	37
8.1	Power Supply and Grounding	37
8.1.1	Low Voltage Part Supply	37
8.1.2	SLIC Part Supply	37



Table of Contents

8.1.3	Supply Filtering	38
8.1.3.1	Supply Concept	38
8.1.3.2	Decoupling the Supply Voltages	39
8.1.3.3	PLL Supply Voltage (VDD15P)	39
8.1.3.4	Charge Pump Function (VDDSWD)	39
8.2	Layout Recommendations	40
8.2.1	Placement	40
8.2.1.1	Placement Hints for the Digital Part	40
8.2.1.2	Placement Hints for Analog Part	40
8.2.2	Routing	41
8.3	Unused Pins	42
9	Package Outline	43
	Literature References	44
	Standards References	44
	Terminology	45




List of Figures

Figure 1	Logic Symbol for SLC220	10
Figure 2	SLC220 Block Diagram	11
Figure 3	Pin Configuration PG-VQFN-68 Package (Top View)	12
Figure 4	Connections to SLC220	20
Figure 5	SSI Timing	21
Figure 6	External Clock Drive CLKI	22
Figure 7	Application Circuit for FXS Operation (Channel A)	23
Figure 8	Inverting Buck-Boost Converter Circuit for 12 V (IBB12)	24
Figure 9	Combined Inverting Buck-Boost Converter Circuit for 12 V (CIBB12)	24
Figure 10	Typical Voltage Drop on Tip and Ring Buffers in Operating Modes ACTIVE and RING_BURST	31
Figure 11	Supply Concept	38
Figure 12	DC/DC Converter Component Placement	42
Figure 13	Power Supply Routing for DC/DC Converter Circuitry in the SLC220	42
Figure 14	PG-VQFN-68 (Plastic Green Very Thin Profile Quad Flat Non Leaded Package)	43



List of Tables

Table 1	Product and Package Naming	9
Table 2	Abbreviations for Pin Type	13
Table 3	Abbreviations for Buffer Type	13
Table 4	Power Pins	13
Table 5	Reference and Reset Pins	14
Table 6	SSI Interface Pins	14
Table 7	Analog Signal Pins	15
Table 8	Subscriber Line Interface Pins	15
Table 9	DC/DC Control Pins	16
Table 10	DC/DC Hardware Control Pins	16
Table 11	Not Usable Pins	17
Table 12	Coding for DC/DC Converter Hardware Type	18
Table 13	System State Description	19
Table 14	SSI Timing	21
Table 15	External Clock Drive CLKI	22
Table 16	External Components in Application Circuit	25
Table 17	Absolute Maximum Ratings	27
Table 18	Voltage Limits on Output Pins	28
Table 19	Current Limits on Output Pins	28
Table 20	Operating Range	29
Table 21	Thermal Resistance PG-VQFN-68	30
Table 22	DC Characteristics	30
Table 23	AC Characteristics TIP, RING	31
Table 24	VN Currents for SLC220 (TIP-RING Open, per FXS Channel)	32
Table 25	VDD33 and VDD15 Currents for SLC220 (TIP-RING Open, per FXS Channel)	32
Table 26	Power Calculation in STANDBY Mode (per FXS Channel)	33
Table 27	Power Calculation in ACTIVE Open Mode (per FXS Channel)	33
Table 28	Power Calculation in ACTIVE Mode With $R_{LINE} = 300\ \Omega$ Line Termination (per FXS Channel)	33
Table 29	Power Calculation in RING_BURST Mode With 3 REN (per FXS Channel)	33
Table 30	Calculation of Ring Power Components	34
Table 31	Calculated Typical P_{VS} and Total Power Consumption (One FXS Channel)	34
Table 32	Power Consumption Target Values (per FXS Channel) in Different Op. Modes	35
Table 33	DC/DC Converter Characteristics	36
Table 34	DC/DC Converter Output Voltage V_N	36
Table 35	Required Decoupling Capacitors	39



Preface

This Data Sheet describes the hardware features of the SLC220 (PEF42078VTV11) device, an Intel® SLIC for CPE product.

To simplify matters, the following synonyms are used:

SLIC

Synonym used for the SLC220 (PEF42078VTV11) device.

Voice Controller

Synonym used for a device using the Intel POTS control firmware and voice DSP functionality, with the ability to connect to the SLC220 via the Intel SSI interface.

Organization of this Document

This document is organized as follows:

- **Chapter 1, General Description / Introduction**
A general description of the chip set, key features/requirements and typical applications.
- **Chapter 2, Pin Configuration for SLC220**
Pin diagram and pin description.
- **Chapter 3, DC/DC Converter Hardware**
Support of DC/DC converter hardware.
- **Chapter 4, Functional Description**
Operating modes, hardware behavior and handling.
- **Chapter 5, Interfaces**
SSI Interface.
- **Chapter 6, Typical Application Circuit**
Reference schematics and external components for typical applications.
- **Chapter 7, Electrical and Transmission Characteristics**
Operating conditions and characteristics, limit values.
- **Chapter 8, Hardware Design Guidelines**
Layout recommendations and design guidelines for board design.
- **Chapter 9, Package Outline**
Illustrations and dimensions of the package outline.
- **Literature References** and **Standards References**
List of referenced documents and standards.
- **Terminology**
List of abbreviations.



1 General Description / Introduction

The SLC220 implements a two channel telephone line interface (FXS) in a single package optimized for Customer Premises Equipment (CPE) applications and Small and Medium-sized Enterprise (SME) applications.

The high voltage part of SLC220 is able to provide differential output voltages of up to 144 Vp. In all modes of operation an optimized battery supply voltage is generated by means of a DC/DC converter controlled by an integrated PWM controller. The SLC220 is connected to specific voice controllers via the proprietary Smart SLIC Interface (SSI).

All the relevant parameters can easily be programmed via software, thus allowing the requirements of all regions in the world to be met with a single hardware design.

1.1 Features

- Dual channel line interface (FXS) with integrated ringing
- Integrated 1.5 V regulator (see [Section 1.2](#))
- DC/DC based generation of optimized negative supply voltage
- Minimum power dissipation in all operating modes (patented solution for ringing)
- DC feeding up to 50 mA
- Optimized for accurate line testing
- Low cost Bill of Materials (BoM)
- Enables high density system solutions
- SLC220 packaged in PG-VQFN-68

Table 1 Product and Package Naming

Product Name	Former Lantiq Sales Code	Ordering Code	S-Spec#	Package
SLC220	PEF 42078 VT V1.1	PEF42078VTV11	SLLG2	PG-VQFN-68

1.2 Integrated 1.5 V Regulator

The SLC220 is either operated using an external 1.5 V supply, or by taking advantage of its integrated 1.5 V regulator in the case of systems where a 1.5 V supply is not available. If an external 1.5 V supply is to be used, the REG_MODE pin should be left open, allowing the device to be supplied from this external 1.5 V source.

If the integrated 1.5 V regulator is used, it can be run in either linear mode or step-down (buck) mode depending on the requirements as follows.

- For lowest cost applications, select linear mode by connecting the REG_MODE pin to GND. Add one small 1.5 Ω resistor between REG_OUT and VDD15. The regulator operates as an LDO.
- If lowest power dissipation is desired, connect the REG_MODE pin to VDD3V3 and place a small coil of approx. 3.3 μ H between REG_OUT and VDD15. The regulator operates in step-down mode with an efficiency of approx. 80%.

1.3 Logic Symbol

Figure 1 shows the logic diagram for the SLC220.




Figure 1 Logic Symbol for SLC220

1.4 Block Diagram

Figure 2 shows the block diagram for the SLC220.




Figure 2 SLC220 Block Diagram

Note: As channels “A” and “B” are identical in this dual channel device, channel independent pin names (for example “TIP” instead of “TIPA / TIPB”) are used throughout this document (with the exception of [Chapter 2.2](#)).

The SLC220 is a complete two channel line interface consisting of two high-voltage SLICs with integrated ringing and a CMOS mixed signal chip. The SLC220 also includes a PWM controller for the DC/DC converter. This generates the optimum battery supply voltage to minimize power dissipation (see [Chapter 6](#) for further details). The system is based on a voltage feed / current sense concept with programmable control loops for all the relevant AC and DC parameters to ensure the highest flexibility.



2 Pin Configuration for SLC220

2.1 Pin Diagram




Figure 3 Pin Configuration PG-VQFN-68 Package (Top View)

Note: The position of pin 1 (bottom left) shown in the pin configuration diagram above is different to the position of pin 1 shown in the package outline diagram (Figure 14, pin 1 is top left).



2.2 Pins Sorted by Function

Table 2 Abbreviations for Pin Type

Abbreviations	Description
I	Input. Digital levels.
O	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal. Digital levels.
AI	Input. Analog levels.
AO	Output. Analog levels.
AI/O	I/O is a bidirectional input/output signal. Analog levels.
PWR	Power
GND	Ground
NU	Not Usable (JEDEC Standard)
NC	Not Connected (JEDEC Standard)

Table 3 Abbreviations for Buffer Type

Abbreviations	Description
PP	Push-Pull. The corresponding pin has 2 operational states: Active-low and active-high (identical to output with no type attribute).
OD/PP	Open-Drain or Push-Pull. The corresponding pin can be configured either as an output with the OD attribute or as an output with the PP attribute.

2.2.1 Power and Ground Pins

Table 4 Power Pins

Pin No.	Name	Pin Type	Buffer Type	Function
8, 44, 60	VDD1V5	PWR	—	+1.5 V Analog Supply Voltage
7	VDD15P	PWR	—	+1.5 V PLL Supply Voltage
11, 41	VDD3V3	PWR	—	+3.3 V Analog Supply Voltage
66, 57	VDD33	PWR	—	+3.3 V Digital Supply Voltage
56, 68	VDD15	PWR	—	+1.5 V Digital Supply Voltage
62	VDDSWD	PWR	—	Positive Supply for SWD Pins/Charge Pump Output
1, 54	VDDP33	PWR	—	Digital Pad Supply Voltage Typically 3.3 V, but 2.5 V or 1.8 V can also be used.
58	REG_OUT	PWR	—	Output of +1.5 V Regulator
25	VNB	PWR	—	DC/DC Converter Output, Channel B Regulated negative SLIC battery voltage ($V_N > -150$ V)

**Table 4** Power Pins (cont'd)

Pin No.	Name	Pin Type	Buffer Type	Function
27	VNA	PWR	—	DC/DC Converter Output, Channel A Regulated negative SLIC battery voltage ($V_N > -150$ V)
18, 34	GND	GND	—	Ground
46	GNDC	GND	—	Ground for CREF Can be optionally connected to GND.
19, 33	BGND	GND	—	Battery Ground

2.2.2 Control Pins

Table 5 Reference and Reset Pins

Pin No.	Name	Pin Type	Buffer Type	Function
2	RSTQ	I	—	Chip Reset Active low
45	CREF	AI/O	—	External Filter Capacitor
59	REG_MODE	I	—	1.5 V Supply Select
55	FSS	PWR	—	Production Test Must be connected to GND
49	TEST	I	—	Production Test Must be connected to GND

2.2.3 SSI Interface Pins

Table 6 SSI Interface Pins

Pin No.	Name	Pin Type	Buffer Type	Function
67	RDY_GNT	I/O	PP	Serial Interface Ready/Grant Do not use, do not connect.
4	CLKI	I	—	Clock In (Master Clock)
3	CLKO	O	PP	Serial Interface Clock Out/Grant
6	RXD	I	—	Serial Interface Receive
5	TXD	O	OD/PP	Serial Interface Transmit



2.2.4 Analog Signal Pins

Table 7 Analog Signal Pins

Pin No.	Name	Pin Type	Buffer Type	Function
35	CDCPA	AI/O	—	DC Voltage Filter, Channel A External capacitance for DC voltage filtering, channel A
36	CDCNA	AI/O	—	DC Voltage Filter, Channel A External capacitance for DC voltage filtering, channel A
17	CDCPB	AI/O	—	DC Voltage Filter, Channel B External capacitance for DC voltage filtering, channel B
16	CDCNB	AI/O	—	DC Voltage Filter, Channel B External capacitance for DC voltage filtering, channel B
42	MTA	AI	—	Measurement, Tip, Channel A Input for measurement and testing from tip, channel A
43	MRA	AI	—	Measurement, Ring, Channel A Input for measurement and testing from ring, channel A
10	MTB	AI	—	Measurement, Tip, Channel B Input for measurement and testing from tip, channel B
9	MRB	AI	—	Measurement, Ring, Channel B Input for measurement and testing from ring, channel B

2.2.5 Subscriber Line Interface Pins

Table 8 Subscriber Line Interface Pins

Pin No.	Name	Pin Type	Buffer Type	Function
31	TIPA	AI/O	—	Tip, Channel A Subscriber loop connection, tip, channel A
23	TIPB	AI/O	—	Tip, Channel B Subscriber loop connection, tip, channel B
29	RINGA	AI/O	—	Ring, Channel A Subscriber loop connection, ring, channel A
21	RINGB	AI/O	—	Ring, Channel B Subscriber loop connection, ring, channel B



2.2.6 DC/DC Control Pins

Table 9 DC/DC Control Pins

Pin No.	Name	Pin Type	Buffer Type	Function
40	ISENSEA	AI	–	Current Sense Input, Channel A Sense pin for limitation of switch transistor current, channel A
39	VSENSEA	AI	–	Voltage Sense Input, Channel A Sense pin for DC/DC converter output voltage, channel A
12	ISENSEB	AI	–	Current Sense Input, Channel B Sense pin for limitation of switch transistor current, channel B
13	VSENSEB	AI	–	Voltage Sense Input, Channel B Sense pin for DC/DC converter output voltage, channel B
61	SWDA	O	PP	Switching Driver Output, Channel A Switching transistor driver output, channel A
63	SWDB	O	PP	Switching Driver Output, Channel B Switching transistor driver output, channel B
64	COUT	AO	–	Connection for Charge Pump Capacitor
65	CIN	AI	–	Connection for Charge Pump Capacitor

2.2.7 DC/DC Hardware Control Pins

The DC/DC hardware control pins are used to control or detect the different DC/DC converter types. For further details refer to [Chapter 3](#).

Table 10 DC/DC Hardware Control Pins

Pin No.	Name	Pin Type	Buffer Type	Function
50	DCDCIO0	I/O	PP	Reserved for DC/DC Control Internal pull-up resistors, which are activated by the internal firmware, are connected to these pins.
51	DCDCIO1	I/O	PP	
52	DCDCIO2	I/O	PP	
53	DCDCIO3	I/O	PP	



2.2.8 Not Usable Pins

Table 11 Not Usable Pins

Pin No.	Name	Pin Type	Buffer Type	Function
14, 15, 20, 22, 24, 26, 28, 30, 32, 37, 38, 47, 48	NC	NC	—	Do not connect



3 DC/DC Converter Hardware

The DC/DC converter hardware type and usage is coded via the DCDCHW pins as described in [Table 12](#).

Attention: *Not all of the DC/DC converters described in [Table 12](#) are supported by current system packages. Please refer to product specific system release information for further details on individual DC/DC converter types.*

Table 12 Coding for DC/DC Converter Hardware Type

DC/DC Converter Type	Coding Pin Connections			
	DCDCIO3	DCDCIO2	DCDCIO1	DCDCIO0
Inverting buck-boost converter Combined inverting buck-boost converter	open	open	Control of test load switch channel B	Control of test load switch channel A
Inverting flyback converter Combined inverting flyback converter Inverting boost converter	GND	open	Control of test load switch channel B	Control of test load switch channel A
Buck-or-boost converter Combined buck-or-boost converter	STANDBY hook detector channel B	STANDBY hook detector channel A	Inverted SWD output for channel B	Inverted SWD output for channel A



4 Functional Description

4.1 Operating Modes

The SLC220 operates in the following modes, controlled by the voice controller via the SSI.

Table 13 System State Description¹⁾

System State	Description
DISABLED	The SLC220 is disconnected from the phone line. DC/DC converter is switched off.
STANDBY	Off-hook detection possible, no AC transmission.
ACTIVE	Voice transmission and on/off-hook detection as well as line monitoring possible. DC line feeding with programmed DC characteristic.
RING_BURST	Generation of high-voltage ring signal using patented supply voltage tracking concept.

1) Additional modes, such as line testing, calibration and ground start, may be available depending on the voice controller firmware.

4.2 Hardware Behavior and Handling

4.2.1 Reset

Hardware Reset

The frequency detection block starts when the RSTQ pin is released. The CLKI input frequency must be $n * 512 \text{ kHz}$ (where n is 1, 2, 3, 4, 5, 6, 7, 8, 16). An internal boot process that is part of the control logic configures the SSI interface. Once communication has been established, the SLC220 is configured within 3 ms of RSTQ being released.

Software Reset

A reset can also be initiated by a software command via the SSI interface. The boot process after reset is the same as for a hardware reset, except that the frequency detection is not performed.

Out of Sync Reset / Clock Fail Reset

An out of sync reset will be triggered if the frame-sync symbol, which is transmitted over the SSI interface, is not received within a predefined period of time. A clock fail reset will be triggered if a frame does not consist of exactly 256 symbols. The process follows the same steps as a software reset.

5 Interfaces

5.1 SSI - Smart SLIC Interface

The Smart SLIC Interface (SSI) module is a bidirectional interface for voice and control data, designed to reduce the number of connections required between the SLC220 and any device connected to it.

Figure 4 shows the connections to the SLC220.




Figure 4 Connections to SLC220

5.1.1 SSI Timing Diagram

Figure 5 together with Table 14 illustrates the relationship between the clock signals and the data paths.




Figure 5 SSI Timing

Attention: Within an SSI transmission frame, the position of bits in both receive (RX) and transmit (TX) data streams is well-defined. Any delay in the TX or RX paths must be kept short enough to ensure that the RX and TX bit positions do not become out-of-sync, that is neither RX nor TX data may be delayed into the next clock cycle, otherwise the SLC220 will reset.

Table 14 SSI Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
CLKO period	t_{CLK}	—	30.5176	—	ns	—
CLKO duty cycle	t_{CLKh}	—	50	—	%	—
RX setup	t_{RXs}	2	—	—	ns	—
RX hold	t_{RXh}	2	—	—	ns	—
TX delay	t_{TXd}	4	—	10	ns	30 pF capacitive load

5.1.2 External Clock Drive at CLKI

Figure 6 shows the timing and Table 15 the appropriate timing parameter values required on the CLKI pin.




Figure 6 External Clock Drive CLKI

Table 15 External Clock Drive CLKI

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Clock frequency	$1/t_{CP}$	–	n * 512	–	kHz	n = [1,2,4,8]
CLKI jitter phase noise density, 1 kHz frequency offset	–	–	–	-80	dBc ^{1)/Hz}	–
CLKI long term jitter	–	–	–	0.5	ns _{RMS}	–

1) dBc = dB carrier.

6 Typical Application Circuit




Figure 7 Application Circuit for FXS Operation (Channel A)

Note: As channels “A” and “B” are identical in this dual channel device, channel independent pin names (for example “TIP” instead of “TIPA / TIPB”) are used in [Figure 7](#).

The circuit shown in **Figure 7** is equipped with a DC/DC converter based on a pnp transistor switch, as shown in **Figure 8**. This is the recommended default circuit.

Typical Application Circuit

The application circuit in [Figure 7](#) can be equipped with a DC/DC converter as described in the two example DC/DC converter circuits presented in this chapter:

- **Inverting buck-boost DC/DC converter with input voltage +12 V (IBB12)**, see [Figure 8](#)
A standard application with a dedicated DC/DC converter for each SLIC channel. This is the recommended default circuit.
- **Combined inverting buck-boost DC/DC converter with input voltage +12 V (CIBB12)**, see [Figure 9](#)
An application using a combined DC/DC converter, where a single DC/DC converter supplies two SLIC channels.




Figure 8 Inverting Buck-Boost Converter Circuit for 12 V (IBB12)




Figure 9 Combined Inverting Buck-Boost Converter Circuit for 12 V (CIBB12)

6.1 Bill of Materials

Table 16 shows the external passive components required for a two channel solution with protection as shown in the figures above. The supply input is 12 V and the ringing voltage is 65 V_{RMS} with no DC offset for ringer loads of up to 3 REN or up to 5 REN with ring current regulation.

Depending on the ringing voltages used in the application, some of the device ratings may be reduced (see footnote ¹⁾ below **Table 16**).

Table 16 External Components in Application Circuit

Quantity	Symbol	Component Type	Value	Unit	Tolerance	Rating / Comments
SLC220 External Components incl. Protection, see Figure 7						
4	C_{STAB}	Capacitor	15	nF	10%	150 V ¹⁾
4	$R_M^{2)}$	Resistor	1.5	MΩ	1%	0.25 W, 200 V ³⁾
2	C_{DC}	Capacitor	330	nF	10%	10 V
4	R_{PROT}	Resistor	36	Ω	1%	0.25 W (depending on protection requirements, refer to [3].
1	C_{REF}	Capacitor	220	nF	10%	10 V
2	$U1$	Protection element	–	–	–	Overvoltage protection, e.g. Bourns TISP 6NTP2C ⁴⁾ or STMicroelectronics LCDP1521S ⁴⁾ , refer to [3].
2	C_G	Capacitor	100	nF	20%	150 V ¹⁾ , capacitor on gate of protection thyristor (refer to data sheet of protection element used)
7	C_{VDD}	Capacitor	Typ. 10 ⁵⁾	μF	20%	10 V
1 optional	C_{CP}	Capacitor	100	nF	10%	50 V
Inverting Buck-Boost Converter Circuit T0.2 for 12 V, see Figure 8						
2	$C1$	Capacitor	47	nF	10%	10 V
2	$C2$	Capacitor	22	μF	20%	16 V, electrolytic type (low ESR)
2	$C3$	Capacitor	220	nF	10%	150 V ¹⁾ , ceramic capacitor
2	$C4$	Capacitor	2.2	μF	10%	160 V ¹⁾ , ECA2CM2R2 from Panasonic (electrolytic capacitor)
2	$D1$	Diode	–	–	–	150 V, 1 A, needs to be of “fast” or “ultra-fast” type, e.g. ES1C, MURS120 or equivalent
2	$L1$	Inductor	47	μH	20%	$I_{PEAK} = 1.55$ A, e.g. EPCOS B82464G4473
2	$R1$	Resistor	160	Ω	5%	0.1 W
2	$R2$	Resistor	82	mΩ	5%	0.25 W
2	$R3$	Resistor	1	MΩ	1%	150 V, 0.125 W
2	$R4^{6)}$	Resistor	20	Ω	5%	0.25 W
	$L2$	Inductor	220	μH	10%	0.1 A, TDK NLCV32T-221K-PF

Typical Application Circuit
Table 16 External Components in Application Circuit (cont'd)

Quantity	Symbol	Component Type	Value	Unit	Tolerance	Rating / Comments
2 optional	<i>D2</i>	Diode	–	–	–	200 V, 0.2 A, BAS21 or equivalent; optional, depending on used protection
2	<i>T1</i>	Transistor	–	–	–	Zetex DXT2014P5, PNP switching transistor; an alternative type is NXP PBHV9215Z (about 3% less efficiency)
2	<i>T2</i>	Transistor	–	–	–	SMBT3904S, NPN silicon transistor or equivalent

Combined Inverting Buck-Boost Converter Circuit T1.2 for 12 V, see [Figure 9](#)

1	<i>C1</i>	Capacitor	47	nF	10%	10 V
1	<i>C2</i>	Capacitor	22	μF	20%	16 V, electrolytic type (low ESR)
1	<i>C3</i>	Capacitor	220	nF	10%	150V ¹⁾ , ceramic capacitor
2	<i>C4, C5</i>	Capacitor	2.2	μF	10%	160 V ¹⁾ , ECA2CM2R2 from Panasonic (electrolytic capacitor)
1	<i>D1</i>	Diode	–	–	–	150 V, 1 A, needs to be of “fast” or “ultra-fast” type, e.g. ES1C, MURS120 or equivalent
1	<i>L1</i>	Inductor	33	μH	20%	$I_{PEAK} = 1.85$ A, e.g. EPCOS B82464G4333
1	<i>R1</i>	Resistor	160	Ω	5%	0.1 W
1	<i>R2</i>	Resistor	68	mΩ	5%	0.25 W
1	<i>R3</i>	Resistor	1	MΩ	1%	150 V, 0.125 W
2	<i>R4, R5</i>	Resistor	20	Ω	5%	0.25 W
2	<i>D2, D3</i>	Diode	–	–	–	200 V, 0.2 A, BAS21 or equivalent
1	<i>T1</i>	Transistor	–	–	–	Zetex DXT2014P5, PNP switching transistor; an alternative type is NXP PBHV9215Z (about 3% less efficiency)
1	<i>T2</i>	Transistor	–	–	–	SMBT3904S, NPN silicon transistor or equivalent

- 1) Depending on the maximum required voltage; for 65 V_{RMS} ringing, a device rating of 100 V is sufficient.
- 2) Voltage divider for line testing.
- 3) Depending on the protection requirements, resistor R_M may need to be split into more than one component (refer to [Chapter 8.2.2](#)).
- 4) In the case of the dual overvoltage protectors TISP 6NTP2C and ST LCDP1521S, only one element is necessary.
- 5) Depends on layout considerations and the application (the sum of the capacitance of all C_{VDD} capacitors per voltage rail on the PCB should be of about 10 μF).
- 6) For improved ripple rejection or if diode *D2* is used, replace resistor *R4* with inductor *L2*.



7 Electrical and Transmission Characteristics

7.1 Absolute Maximum Ratings

Table 17 Absolute Maximum Ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply voltages at VDD15, VDD1V5, VDD15P referred to GND	—	-0.3	—	1.65	V	—
Supply voltages at VDD33, VDD3V3 referred to GND	—	-0.3	—	3.63	V	—
Ground voltage differences between GND, BGND, GNDC	—	-0.3	—	0.3	V	—
Supply voltage differences between VDD15, VDD1V5, VDD15P	—	-0.3	—	0.3	V	—
Analog test, filter and gain voltages	—	-0.3	—	3.63	V	$V_{DD3V3} = 3.3 \text{ V}$, $V_{DD1V5} = 1.5 \text{ V}$, $V_{GND} = 0 \text{ V}$
Digital input and output voltages	—	-0.3	—	3.63	V	$V_{DD33} = 3.3 \text{ V}$, $V_{DD15} = 1.5 \text{ V}$, $V_{GND} = 0 \text{ V}$
Digital input leakage current per pin	I_L	-50	—	50	μA	$0 \leq V_{in} \leq V_{DD33}$
DC input or output current at any input or output pin	—	—	—	100	mA	latch-up free
Storage temperature	T_{STG}	-55	—	125	°C	—
Total supply voltage	$V_{DD3V3} - V_N$	—	—	154	V	—

ESD Robustness

ESD voltage (HBM) ¹⁾	—	—	—	2	kV	—
ESD voltage (CDM) ²⁾	—	—	—	1	kV	—

1) JEDEC Standard JESD22-A114E, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM), January 2007

2) JEDEC Standard JESD22-C101D, Field-Induced Charged-Device Model (CDM) Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components, October 2008

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



7.2 Foreign Line Voltages

External voltages applied to the line outputs may cause large currents in the SLIC. The resulting on-chip power dissipation must be limited to prevent thermal destruction if the over-temperature protection cannot react fast enough due to high local power density. The safe power dissipation values are highly dependent on duration. They can be expressed in terms of voltage and current limits directly on the TIP and RING pins (see [Table 18](#) and [Table 19](#)).

Table 18 Voltage Limits on Output Pins

Voltage Duration	Pins	Min. Voltage [V]	Max. Voltage [V]
Continuous	TIP, RING	$V_N - 0.4$	+5
< 10 ms	TIP, RING	$V_N - 5$	+10
< 100 μ s	TIP, RING	$V_N - 10$	+20
< 1 μ s	TIP, RING	$V_N - 15$	+40

Table 19 Current Limits on Output Pins

Current Duration	Pins	Min. current [A]	Max. current [A]
Continuous	TIP, RING	-0.1	0.1
< 10 ms	TIP, RING	-0.5	0.5
< 100 μ s	TIP, RING	-1.0	1.0
< 1 μ s	TIP, RING	-1.5	1.5

The above limits should be regarded as typical. They are valid simultaneously and, together with external circuitry, determine the protection requirements.



7.3 Operating Range

$$V_{\text{GND}} = V_{\text{BGND}} = 0 \text{ V}$$

Table 20 Operating Range

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Supply voltages at VDD15, VDD1V5, VDD15P referred to GND	—	1.425	1.5	1.575	V	—
Supply voltages at VDD33, VDD3V3 referred to GND	—	3.135	3.3	3.465	V	—
Supply voltages at VDDP33 referred to GND	—	1.71	—	3.465	V	—
Supply voltages at VDDSWD referred to GND	—	3.135	—	5	V	—
Analog test, filter and gain pins	—	0	—	3.3	V	$V_{\text{DD3V3}} = 3.3 \text{ V}$, $V_{\text{DD1V5}} = 1.5 \text{ V}$
Analog pin for passive devices CREF referred to the corresp. ground pin	—	0.5	0.7	0.9	V	$V_{\text{DD1V5}} = 1.5 \text{ V}$
Ambient temperature under bias	T_A	-40	—	85	°C	—
Junction temperature under bias ¹⁾	T_J	—	—	125	°C	—

Digital Input/Output Pins (I/O pins, DCDCIO pins)

High-level input voltage	V_{IH}	2.0	—	3.6	V	$V_{\text{OUT}} \geq V_{\text{OH}} (\text{min})$
Low-level input voltage	V_{IL}	-0.3	—	0.8	V	$V_{\text{OUT}} \leq V_{\text{OL}} (\text{max})$
High-level output voltage	V_{OH}	2.4	—	—	V	$I_{\text{OH}} = -3 \text{ mA}$
Low-level output voltage	V_{OL}	—	—	0.4	V	$I_{\text{OL}} = 3 \text{ mA}$
Average input leakage current per pin	I_{IL}	—	—	20	μA	$V_{\text{DD33}} = 3.3 \text{ V}$, $V_{\text{GND}} = 0 \text{ V}$; all other pins are floating, $V_{\text{IN}} = 0 \text{ V}$ or 3.3 V
Input capacitance on digital signal pins	—	—	—	5	pF	—
Input transition rise or fall time on digital signal pins	—	0	—	5	ns	—
Output transition rise or fall time on digital signal pins	—	—	—	7.4	ns	$C_{\text{Load,max}} = 50 \text{ pF}$

Analog Input Pins (MTx, MRx)

Analog input pins referred to ground	—	0.3	—	2.7	V	$V_{\text{DD3V3}} = 3.3 \text{ V}$
Generated battery voltage	V_N	-150	—	-12	V	—

1) Operation up to 150°C is possible. However, a permanent junction temperature exceeding 125°C could degrade device reliability.



7.3.1 Thermal Resistance

Table 21 Thermal Resistance PG-VQFN-68

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Junction to case, top	$R_{th, JC-Top}$	—	12	—	K/W	—
Junction to case, bottom	$R_{th, JC-Bottom}$	—	1.2	—	K/W	—
Junction to ambient	$R_{th, JA}$	—	22	—	K/W	4-layer, 76.2 x 114.3 mm ² JEDEC board

7.3.2 Power-On Sequence

There are no specific requirements for the power-on sequence for the VDD15, VDD1V5, VDD33, VDD3V3, and VDDP33 voltages. The signal voltages must not be applied until the supply voltages on the above mentioned pins are stable.

7.4 DC Characteristics

Table 22 DC Characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Line Termination (TIPx, RINGx)						
DC line voltage drop (see Figure 10)	$-V_N - V_{TR, \max}$	—	2.5	3	V	$I_{Trans,DC} = 20 \text{ mA}$ $T_A = 25^\circ\text{C}^{(1)}$ Mode: ACTIVE , RING_BURST
Output current limit	$ I_{R, \max} $	70	85	100	mA	$V_T, V_R = 0$ (sinking)
	$ I_{T, \max} $	80	100	120	mA	$V_T, V_R = V_{Nx}$ (sourcing) Temp = $25^\circ\text{C}^{(2)}$
Output resistance SLIC at tip	$R_{Int,Tip}$	17	20	23	Ω	$T_A = 25^\circ\text{C}^{(3)}$
Output resistance SLIC at ring	$R_{Int, Ring}$	17	20	23	Ω	$T_A = 25^\circ\text{C}^{(3)}$

1) The systematic temperature dependence is appr. +7 mV / °C

2) The systematic temperature dependence is appr. -0.3% / °C

3) The systematic temperature dependence is appr. +0.1% / °C.




Figure 10 Typical Voltage Drop on Tip and Ring Buffers in Operating Modes **ACTIVE** and **RING_BURST**

7.5 AC Characteristics

Table 23 AC Characteristics TIP, RING

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Longitudinal to transversal rejection ratio V_{long}/V_{TR} (loop)	$LTRR_{loop}$	54	60	—	dB	$300\text{ Hz} < f < 1\text{ kHz}$
		52	60	—	dB	$f = 3.4\text{ kHz}$
Transversal to longitudinal rejection ratio V_{TR}/V_{long}	$TLRR$	—	50	—	dB	$300\text{ Hz} < f < 3.4\text{ kHz}$
Power supply rejection ratio V_S/V_{TR} V_N/V_{TR}	$PSRR$	50	60	—	dB	$V_{SupplyAC} = 100\text{ mVp}$, $300\text{ Hz} < f < 3.4\text{ kHz}$
		40	60	—	dB	

Note: If not otherwise stated, AC characteristics are tested at a DC line current of 25 mA in **ACTIVE** mode; load resistor R_{Load} is 600 Ω .

7.6 Supply Current and Power Dissipation

The values in [Table 24](#) and [Table 25](#) are valid for $T_A = 25\text{ }^{\circ}\text{C}$. The line voltage V_{TR} is set to 40 V and the overhead voltage V_{OVH} is set to 5 V.

Table 24 VN Currents for SLC220 (TIP-RING Open, per FXS Channel)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
VN current STANDBY	$I_{N,STBY}$	–	0.25	–	mA	Excludes the current through R_M
VN current ACTIVE	$I_{N,ACT}$	–	3.2	–	mA	Open loop, includes the current through R_M
		–	2.3	–	mA	With Automatic Sense Bias Enabled (XTCOS)
VN current RING_BURST	$I_{N,RINGING}$	–	3.2	–	mA	Open loop, includes the current through R_M

Table 25 VDD33 and VDD15 Currents for SLC220 (TIP-RING Open, per FXS Channel)

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
VDD33 current DISABLED	$I_{DD33,DIS}$	–	0.3	–	mA	–
VDD33 current STANDBY	$I_{DD33,STBY}$	–	0.8	–	mA	Internal fixed voltage used: 28 V or 45 V Programmable standby voltage from DC/DC DAC
			2.4	–		
VDD33 current ACTIVE	$I_{DD33,ACT}$	–	18	–	mA	–
VDD33 current RING_BURST	$I_{DD33,RINGING}$	–	18	–	mA	–
VDD15 current DISABLED	$I_{DD15,DIS}$	–	3.5	–	mA	–
VDD15 current STANDBY	$I_{DD15,STBY}$	–	3.5	–	mA	–
VDD15 current ACTIVE	$I_{DD15,ACT}$	–	24	–	mA	–
VDD15 current RING_BURST	$I_{DD15,RINGING}$	–	20	–	mA	–

Power dissipation is always a key parameter in modern dense board designs, but it is particularly important in a highly integrated approach such as the SLC220. Whereas the VDD supply currents given above cause a constant on-chip dissipation P_{QDD} , the situation is slightly more complex with the generated battery supply voltage V_N . Power P_{VN} consists of the quiescent power P_{QN} due to V_N bias currents (see [Table 24](#)) and additional power resulting from any DC line current $I_{L,DC}$. This component P_L consists of a part P_O dissipated in the output stage and the load power P_{Load} (load R_L including loop resistance and protection resistors).

$$P_{VN} = P_{QN} + P_L = P_{QN} + P_O + P_{Load} \quad (1)$$

The total power dissipation of the SLC220 is:

$$P_{DIS} = P_{QDD} + P_{QN} + P_O = P_Q + P_O \quad (2)$$

The total power consumption of the SLC220 is:

$$P_{CON} = P_{QDD} + P_{QN} + P_O + P_{Load} \quad (3)$$

[Table 26](#) to [Table 29](#) show examples of quiescent power dissipation values.



Electrical and Transmission Characteristics

Table 26 Power Calculation in **STANDBY** Mode (per FXS Channel)

Voltage Supply	U [V]	I [mA]	P [mW]	Notes
VN Supply	40	0.25	10	VN bias current
VN Supply	40	0.04	2	External DC/DC resistor 1 MΩ
VDD 3.3 V Supply	3.3	2.4	8	Low voltage part
VDD 1.5 V Supply	1.5	3.5	5	Low voltage part
VN Supply	40	0.03	1	External measurement resistor 1.5 MΩ
			26	Total power consumption (P_{CON})
			23	SLIC power dissipation (P_{DIS})

Table 27 Power Calculation in **ACTIVE** Open Mode (per FXS Channel)

Voltage Supply	U [V]	I [mA]	P [mW]	Notes
VN Supply	45	2.30	104	VN bias current
VN Supply	45	0.20	2	External DC/DC resistor 1 MΩ (R_3)
VDD 3.3 V Supply	3.3	18.00	59	Low voltage part
VDD 1.5 V Supply	1.5	24.00	36	Low voltage part
			201	Total power consumption (P_{CON})
			199	SLIC power dissipation (P_{DIS})

Table 28 Power Calculation in **ACTIVE** Mode With $R_{LINE} = 300 \Omega$ Line Termination (per FXS Channel)

Voltage Supply	U [V]	I [mA]	P [mW]	Notes
VN Supply	14.5 ¹⁾	3.20	46	VN bias current
VN Supply	14.5	23.00	333	Line current
VDD 3.3 V Supply	3.3	18.00	59	Low voltage part
VDD 1.5 V Supply	1.5	24.00	36	Low voltage part
			475	Total power consumption (P_{CON})
	8.6	23.00	197	Power external resistor ($R_{LINE} + 2 \cdot R_{PROT}$)
			278	SLIC power dissipation (P_{DIS})

1) Please refer to [Equation \(4\)](#) shown below.

$$V_N = I_{L,DC} (R_{Int,Tip} + R_{Int,Ring} + 2 \cdot R_{PROT} + R_{LINE}) + V_{OVH} = 14.5 \text{ V} \quad (4)$$

The following conditions apply to [Table 29](#):

$$V_{Ring} = 50 \text{ V}_{RMS}, f_{Ring} = 20 \text{ Hz}, V_{DC} = 12 \text{ V}, V_{OVH} = 5 \text{ V}, \text{Load} = 3 \text{ US REN.}$$

Table 29 Power Calculation in **RING_BURST** Mode With 3 REN (per FXS Channel)

Voltage Supply	U [V]	I [mA]	P [mW]	Notes
VN Supply			1255	VN power
VDD 3.3 V Supply	3.3	18.00	59	Low voltage part
VDD 1.5 V Supply	1.5	20.00	30	Low voltage part

Electrical and Transmission Characteristics

Table 29 Power Calculation in RING_BURST Mode With 3 REN (per FXS Channel) (cont'd)

Voltage Supply	U [V]	I [mA]	P [mW]	Notes
			1344	Total power consumption (P_{CON})
			987	Power external load
			357	SLIC power dissipation (P_{DIS})

Table 30 summarizes the calculation of ring power components.

Table 30 Calculation of Ring Power Components

Mode	Load	VN [V]	P_{QN} [mW]	P_O [mW]	P_{Load} [mW]
RING_BURST ¹⁾	Ringer equiv. $Z = R_L + 1/j\omega C$ $= Z_L e^{i\varphi}$	Tracking supply ²⁾ : $V_N(t) = - V_{Ring}(t) + V_{DC} - V_{OVH}$	$-2/\pi * V_{N,peak} * I_{N,ACT}$	$2/\pi * V_{Ring,peak} / Z_L * V_{OVH}$	$(V_{Ring,peak})^2 * \cos \varphi / (2 * Z_L)$

1) Sinusoidal ringing with peak ring voltage $V_{Ring,peak}$ and DC voltage V_{DC} ; power values are time averages.

2) For further details refer to the description of quasi-balanced ringing in the System Description [1].

The power required from the VS supply, P_{VS} , can also be calculated. VS has to deliver the total VN power P_{VN} plus all the losses arising from the DC/DC conversion, P_{Loss} . These include the losses in the external converter parts (switch transistor, inductor, capacitor and diode). Thus:

$$P_{VS} = P_{VN} + P_{Loss} = P_{VN} / \eta \quad (5)$$

This can be regarded as a definition of efficiency η . As P_{Loss} includes some virtually constant components (for example SLIC bias current, switching losses), the efficiency depends on power, degrading at low P_{VN} values. Furthermore it depends on the switch transistor, the inductor, the operation mode and the switching frequency. Typical efficiency values range from 60 to 85%.

The instantaneous power dissipation during ringing varies over the ring period. The relationships given in Table 30 apply to the average power, which together with the efficiency determines the power/current requirements on the VS supply (see Table 31). However, when dimensioning the DC/DC converter components, the maximum power values with respect to the switching cycle must be taken into account. For sinusoidal ring voltages, these differ from the average values by a factor of 2 and $\pi/2$, respectively. Table 31 contains both average and peak ring power values.

$$V_{N,peak} = V_{Ring} * \sqrt{2} + V_{DC} + V_{OVH} \quad (6)$$

$$I_{N,peak} = (V_{Ring} / Z) * \sqrt{2} + I_{N,ACT} \quad (7)$$

The total power consumption can be calculated using the following equation:

$$P_{TOT} = P_{VS} + P_{VDD,1V5} + P_{VDD,3V3} \quad (8)$$

Table 31 Calculated Typical P_{VS} and Total Power Consumption (One FXS Channel)

Mode	Load /Conditions	P_{VN} [mW]	Efficiency	P_{VS} [mW]	$I_{S,avg}$ [mA]	$P_{VDD,1V5}$ [mW]	$P_{VDD,3V3}$ [mW]	P_{TOT} [mW]
STANDBY	Table 26	13	0.5	25	2	5	8	39
ACTIVE, open	Table 27	106	0.65	162	14	36	59	269
ACTIVE, 300 Ω	Table 28	379	0.7	542	45	36	59	637



Electrical and Transmission Characteristics

Table 31 Calculated Typical P_{VS} and Total Power Consumption (One FXS Channel) (cont'd)

Mode	Load /Conditions	P_{VN} [mW]	Efficiency	P_{VS} [mW]	$I_{S_{avg}}$ [mA]	$P_{VDD,1V5}$ [mW]	$P_{VDD,3V3}$ [mW]	P_{TOT} [mW]
RING_BURST, average power measured over a ring period	Table 29	1255	0.7	1793	149	30	59	1882
RING_BURST, peak power measured in a ring period	Table 29	2868	0.7	4097	341	30	59	4186

Table 32 shows measured typical power consumption values (per FXS channel) in different operating modes for SLC220 with combined DC/DC converter, and SLC220 with dedicated DC/DC converter. The values assume a loop current $I_{TRANS} = 23$ mA, $R_{LINE} = 300$ Ω , $2 \cdot R_{PROT} = 72$ Ω , $V_{LIM} = 40$ V.

Table 32 Power Consumption Target Values (per FXS Channel) in Different Op. Modes

Mode	Total Power Consumption (incl. Low voltage part and DC/DC losses)	
	SLC220 (combined DC/DC)	SLC220 (dedicated DC/DC)
Low power standby mode measured with fixed on-hook voltage of 28 V (incl. hook detection)	18 mW / ch	19 mW / ch
Active on-hook (active line feed mode without load)	235 mW / ch	260 mW / ch
Active off-hook (feeding 23 mA, 300 Ω)	635 mW / ch	615 mW / ch
One channel active off-hook, other channel in standby	970 mW total	680 mW total
Ringing 60 V_{RMS} open loop, 5 REN with ring current regulation	2330 mW / ch	2170 mW / ch



7.7 DC/DC Converter Characteristics

Table 33 DC/DC Converter Characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Switching frequency ACTIVE	$f_{SW,ACT}$	60	–	1024	kHz	The actual frequency depends on the load and the DC/DC converter topology used.
Switching frequency STANDBY	$f_{SW,STBY}$	20	–	512	kHz	–
Switch driver output slew rate	SR	–	50	–	V/μs	$C_{Load} = 1 \text{ nF}$

Table 34 DC/DC Converter Output Voltage V_N

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
V_N range	–	-150	–	-12	V	Mode: RING_BURST
Signal headroom	V_{OVH}	5	–	12	V	Mode: ACTIVE , RING_BURST
DC/DC converter output voltage	V_N	-24	-22	-20	V	$V_{LIM} = 17 \text{ V}$; $V_{OVH} = 5 \text{ V}$ $V_N = V_{LIM}^{1)} + V_{OVH} = 17 + 5 = 22 \text{ V}$ Mode: ACTIVE
		-47.5	-45	-42.5	V	$V_{LIM} = 40 \text{ V}$; $V_{OVH} = 5 \text{ V}$ $V_N = V_{LIM} + V_{OVH} = 40 + 5 = 45 \text{ V}$ Mode: ACTIVE
		–	28	–	V	Use fixed voltage instead of DC/DC DAC, V_{STBY} set to 28 V Mode: STANDBY
		–	45	–	V	Use fixed voltage instead of DC/DC DAC, V_{STBY} set to 45 V Mode: STANDBY

1) In **ACTIVE** off-hook mode, V_{LIM} is the regulated SLIC output voltage. Please refer to [Equation \(9\)](#) shown below.

$$V_{LIM} = I_{L,DC} (R_{Int,Tip} + R_{Int,Ring} + 2 \cdot R_{PROT} + R_{LINE}) \quad (9)$$

8 Hardware Design Guidelines

The guidelines below serve as a reference for the design of applications using the SLC220. They are intended to help the reader become familiar with the SLC220 devices and to accelerate the development process. These design and layout guidelines aim at achieving optimum performance for a POTS application. Following these guidelines helps to ensure a reliable design.

8.1 Power Supply and Grounding

8.1.1 Low Voltage Part Supply

The low voltage part of the SLC220 chip requires two supply voltages: +3.3 V and +1.5 V¹⁾. The tolerance of these supply voltages is $\pm 5\%$.

The following supply voltages are used to supply digital sections of the SLC220:

- VDDP33: Digital supply for I/O pads (+3.3 V)
2.5 V or 1.8 V can optionally be used for the I/O pads
- VDD33: Digital supply for DC/DC converter (+3.3 V)
- VDD15: Power supply for digital parts (+1.5 V)

The following supply voltages are used to supply analog sections of the SLC220:

- VDD3V3: Analog supply for channel A and B (+3.3 V)
- VDD1V5: Analog supply voltage for both channels (+1.5 V)
- VDD15P: PLL supply voltage (+1.5 V)

The analog supply voltages must be kept separate from the digital supply and only connected at a central point in the design. In addition, and only if Enhanced Idle Channel Noise requirements need to be met, the digital and analog supplies should be connected via LC filters or ferrite beads (140 Ω @ 100 MHz, 0.55 Ω DC, 200 mA). The analog supply voltages do not have to be generated locally.

The power supply pins of the PLL are described in [Chapter 8.1.3.3](#).

For a calculation of the maximum power consumption of the SLC220, see [Chapter 7.6](#).

8.1.2 SLIC Part Supply

The SLIC requires a V_N voltage that depends on the line feeding conditions and operating modes. This supply voltage is within the range -12 V down to -150 V, and is generated by a DC/DC converter where the PWM controller is located at the SLC220. The DC/DC converter itself requires an unregulated power supply that depends on the DC/DC converter topology. Typical V_S voltages are +12 V and -48 V. In the case of a 12 V supply, the power supply needs to be blocked with at least 22 μF . Please refer to the reference schematics and the DC/DC Converter Externals Application Note [\[4\]](#) for details on other DC/DC converter topologies.

The highest power consumption occurs during ring trip. In the case of DC ring trip, it may take up to two ring periods for off-hook to be detected, resulting in an extended period of high power consumption. The fast ring trip feature of the SLC220 should be used to reduce this high power consumption period, and therefore to reduce the cost of the power supply.

1) 1.5 V is either supplied from an external source or from the integrated 1.5 V regulator (see [Chapter 1.2](#)).

8.1.3 Supply Filtering

8.1.3.1 Supply Concept

The parasitic capacitances to digital ground (GND) must be minimized for analog pins. The principle of this power supply concept is shown in [Figure 11](#).




Figure 11 Supply Concept



8.1.3.2 Decoupling the Supply Voltages

The following capacitors are recommended for the SLC220 device:

Table 35 Required Decoupling Capacitors

Supply Pin Group	Decoupling Capacitor
Core supply pins (VDD15)	100 nF ceramic capacitors on each supply pin
Digital interface supply pins (VDDP33)	
Digital supply voltage (VDD33)	2.2 μ F and 100 nF in parallel on the supply pin referred to GND
Analog +1.5 V supply pins (VDD1V5)	2.2 μ F on each supply pin referred to ground
Analog +3.3 V supply pins (VDD3V3)	2.2 μ F and 100 nF (ceramic) in parallel on each supply pin referred to ground
PLL supply pin (VDD15P)	100 nF directly at the pin
DC/DC converter supply (VS)	For each channel, one capacitor of at least 22 μ F (placed near the power pins)
SLIC supply (VN)	2*2.2 μ F, low ESR
Charge pump (optional)	2*100 nF ceramic capacitor (between pin VDDSWD and GND, and between pins CIN and COUT)

8.1.3.3 PLL Supply Voltage (VDD15P)

VDD15P supplies an analog section of the low voltage part, but is filtered against the digital ground to avoid disturbance of the other analog supplies. A blocking capacitor of 100 nF against digital ground (GND) must be placed directly on the pin VDD15P to filter high frequency power supply noise. VDD15P is directly connected to the +1.5 V digital power supply rail.

8.1.3.4 Charge Pump Function (VDDSWD)

The charge pump function allows the support of standard level MOS transistors with no external driver stage. The internal charge pump is connected to three pins CIN, COUT and VDDSWD. When no charge pump is used, VDDSWD must be connected to VDD33 and CIN, COUT must be left unconnected.

When the charge pump is used, a 100 nF capacitor is connected between VDDSWD and GND, and a second 100 nF capacitor must be connected between CIN and COUT.

8.2 Layout Recommendations

In all the figures in this chapter, the analog channel specific decoupling capacitors are shown, whereas the decoupling capacitors for the digital power supplies are not shown.

8.2.1 Placement

8.2.1.1 Placement Hints for the Digital Part

- Place decoupling capacitors as close as possible to the supply pins of the SLC220 and each associated ground pin.
- The decoupling capacitor of the PLL must be placed as close as possible to the device.
- In order to reduce reflections the following mounting options for the SLIC interface and clock signal should be considered (especially for long or branching lines). For the CLKI and RX, TX signals, an AC termination to ground (for example 470 Ω in series with 10 pF) is recommended on the SLC220 (receive side) to avoid distortion. A serial termination (33 Ω) is needed on the transmitter side.
- Pull-up resistors for the interrupt signals (INT) must only be placed once in the system.

8.2.1.2 Placement Hints for Analog Part

This chapter refers to the typical external components shown in [Figure 7](#) and the recommended DC/DC converter application circuit shown in [Figure 8](#).

- C_{REF} should be placed as close as possible to the CREF pin since this filters the on-chip reference voltage.
- The voltage sense resistor for the DC/DC converter should be placed as close as possible to the VSENSE input pin. A maximum wire length of 5 mm is allowed, and the wire should not be close to the ground plane.
- The blocking capacitors should be placed as close as possible to the respective pins of the device.
- C_{DC} must be placed close to the SLC220.
- The resistors R_{PROT} and capacitors C_{STAB} (see [Figure 7](#)) can be placed near to the SLIC or near to the protection components. The wires (tip and ring) must be routed in parallel, as differential lines, between the protection components and the SLIC.
- The centralized capacitor for the SLIC supply $C2$ must be placed at the power connector, VS (see [Figure 12](#)).
- Each channel should have a 22 μ F (minimum value) blocking capacitor, which must be placed close to the input pins of the DC/DC converter circuitry (see [Figure 12](#)).
- The components of the DC/DC converter circuit must be placed close together. The area has to be as small as possible to avoid disturbances.
- The switching transistor needs a heat sink of at least 100 mm².
- The value for the sense resistor $R2$ in the recommended default schematic (see [Figure 8](#)) depends on the DC/DC converter type used. A value of 0.082 Ω should be used for the standard application with dedicated DC/DC converter control for each SLIC channel. When using combined DC/DC converter control, a value of 0.068 Ω should be used for the sense resistor.
- The traces of the circuitry between pin VNx and the inductor $L1$ (including the two 220 nF capacitors) must have a width of min. 1.5 mm.
- The two 2.2 μ F capacitors at the VNx supply can be of type X7R or electrolytic. The voltage rating must be chosen according to the application needs and at least one of the 2.2 μ F capacitors should be of low ESR type to minimize voltage ripple on VN.
- The parts and traces of the DC/DC converter should not be placed near the tip and ring lines, or should be routed in a separate layer.

8.2.2 Routing

General recommendations for the routing:

- The ground of the DC/DC converter circuitry is referred to the digital ground (GND). This signal can be routed as a trace. No plane is required.
- The digital tracks should not cross or be placed parallel to the analog tracks of the SLC220. This especially includes the PCM interface signals and clock signals. Host controller interfaces including the control signals must not be routed through the analog section. It is recommended that these tracks are routed out of the package on the digital side in an inner layer or on the bottom layer to avoid crosstalk to sensitive analog circuitry.
- The digital host interface and clock signals should be routed on the component and solder side and kept far away from the analog signals.
- The control lines should be routed on the component side (top side).
- The connection to GND, the battery voltages and all the connections to the protection devices must be low impedance in order to prevent ground bouncing due to the high impulse currents in the case of an overvoltage strike - wide tracks or planes are required.

Recommendations for the line side:

- Depending on the protection requirements, the track width from the TIP/RING interface to the external overvoltage protector (if used) must be chosen appropriately. In practice, a trace width of 0.5 mm (20 mil) is sufficient to meet most surge requirements.
- When a layer change is necessary between the line connector and protection device (for example, a TISP element), three vias must be used, as one is not sufficient. This is not necessary between the tip and ring lines and the R_M resistors or to the 15 nF capacitors.
- The connections between the C_{STAB} capacitors and ground must be low impedance.
- Depending on the protection requirements, the resistance R_M may need to be split into more than one component in order to satisfy the maximum voltage rating specification of the components used. In certain cases, two (2 x 750 k Ω) or three (3 x 499 k Ω) resistors in series are recommended.
- Air gap between tip/ring traces from SLC220 shall be at least 0.2 mm (8 mil).
- Air gap of tip/ring traces from SLC220 to any other trace shall be at least 0.2 mm (8 mil).
- Trace width of tip/ring traces from SLC220 to overvoltage protector shall be 0.125 mm (5 mil).
- Trace width of tip/ring traces to R_M resistors shall be 0.1 mm (4 mil).
- Air gap between of tip/ring traces to R_M resistors shall be at least 0.2 mm (8 mil).

Recommendations for the DC/DC converter are:

- The traces for the input voltage of the DC/DC converter must be routed separately for each channel and must be connected near to the power supply at a blocking capacitor (star point).
- The power supplies are placed in the two inner layers on a multi-layer board or in large traces (0.2 mm - 0.3 mm width) on a 2-layer board.
- The components of the DC/DC converters must be placed on the smallest possible area, the traces must have a minimum width and coupling to the analog part must be minimized to avoid noise ([Figure 12](#)).
The main current loops for the DC/DC converter during the two switching periods can be described as:
 - Switch on-time: VS blocking capacitor - switch - coil - current sense resistor - VS blocking capacitor
 - Switch off-time: coil - diode - VN filter capacitor - current sense resistor - coil
 The four components $L1$, $R2$, $D1$ and $C3$ must be placed close together on one side of the PCB in order to minimize the current loop.
- Traces for I_{sense} and V_{sense}^* can be as narrow as design rules allow, e.g. 0.1 mm (4 mil).
- Traces for I_{sense} and V_{sense}^* need to be routed in a way to minimize noise pick-up.
- If needed, I_{sense} should be embedded into guard ground traces with smallest possible air gap to both sides, e.g. 0.1 mm (4 mil).




Figure 12 DC/DC Converter Component Placement




Figure 13 Power Supply Routing for DC/DC Converter Circuitry in the SLC220

8.3 Unused Pins

When a design is developed for both one and two channel systems, the same layout can be used without the need for additional components. Unused input pins, for example MRB and MTB, can be left open (not connected).

9 Package Outline




Figure 14 PG-VQFN-68 (Plastic Green Very Thin Profile Quad Flat Non Ledged Package)

Dimensions in mm.

Package description, package handling, PCB and board assembly information is available on request.



Literature References

- [1] Gateway SoCs/SLC220/SLC210 FXS Line Interface User's Manual System Description Rev. 2.0, 2017-05-31
- [2] Gateway SoCs Voice Processing User's Manual System Description Rev. 3.0, 2016-09-30
- [3] SLC220/SLC210 Version 1.1 Protection Requirements Application Note Rev. 2.0, in preparation
- [4] SLC220/SLC210 Version 1.1 DC/DC Converter Externals Application Note Rev. 2.0, in preparation

Attention: Please refer to the latest revision of the documents.

Standards References

- [5] JEDEC STANDARD JESD51-9, JULY 2000, Test Boards for Area Array Surface Mount Package Thermal Measurements



Terminology

B

BoM Bill of Materials

C

CDM Charged-Device Model

CMOS Complementary Metal Oxide Semiconductor

CPE Customer Premises Equipment

E

ESD ElectroStatic Discharge

G

GPIO General Purpose IO

I

IO Input Output

IP Internet Protocol

J

JEDEC Joint Electron Device Engineering Council

N

NMOS N-type Metal-Oxide-Semiconductor field effect transistor

P

PMOS P-type Metal-Oxide-Semiconductor field effect transistor

POTS Plain Old Telephone System

PWM Pulse Width Modulation

R

REN Ringer Equivalent Number

S

SLIC Subscriber Line Interface Circuit

SME Small and Medium-sized Enterprises

SSI Intel® SLIC for linecards Interface